Skip to main content

ESTIMATION OF DAC WEIGHTING CAPACITORS MISMATCH IN PIPELINED ADCs EMPLOYING FINITE GAIN OP-AMPs

Matteo Tonelli, Giovanni Chiorboli, Carlo Morandi
  • Abstract:
    A D/A subconverter (DASC) error correction scheme based on weighting capacitor rotation is adapted to account for finite op-amp gain. Simulations show that reasonable estimates of capacitor mismatch can be obtained even if the actual gain is replaced by a nominal gain differing by as much as a factor of two.
    DASC capacitor mismatch might therefore be estimated in the foreground at power-up, and most part of the correspondingmismatch noise and mismatch-induced interstage gain error might be cancelled, possibly delegating to a background calibration the task of correcting the remaining interstage gain error, induced by finite op-amp gain and drift with temperature.
  • DOI:
    _unreg_iwadc-2011.16

Event details:

[EVENTDETAILS]
  • IMEKO TC:
    TC4
  • Event name:
    IWADC 2011
  • Title:

    16th IMEKO International Workshop on ADC Modeling and Testing - Data Converter Design, Modeling and Testing (together with IEEE ADC Forum) (IWADC)

  • Place:
    Orvieto, ITALY
  • Time:
    30 June 2011 - 1 July 2011