Advanced Modeling and Design Evaluation Procedure applied to Pipelined A/D Converter

Petr Struhovsky\textsuperscript{1}, Ondřej Šubrt\textsuperscript{1,2}, Jiří Hospodka\textsuperscript{1}, Pravoslav Martinek\textsuperscript{1}

\textsuperscript{1} Department of Circuit Theory, Faculty of Electrical Engineering CTU Prague
Technická 2, 166 27 Prague, Czech Republic
\textsuperscript{2} ASICentrum, Novodvorská 994, 142 21 Prague, Czech Republic
E-mail: Struhovsky@acentrum.cz, Ondrej.Subrt@asicentrum.cz,
[Hospodka, Martinek]@fel.cvut.cz

Abstract – This paper deals with a prospective approach of modeling and design evaluation applied to pipelined A/D converter architecture. In contrast with conventional ADC modeling algorithms targeted to extract the maximum ADC non-linearity error, the innovative approach presented allows to decompose magnitudes of individual error sources from a measured or simulated response of an ADC device. This qualitative decomposition can significantly contribute to the ADC calibration procedure performed in term of integral and differential non-linearity. This is backgrounded by the fact that the knowledge of ADC performance contributors provided by the proposed method helps to adjust the values of on-chip converter components so as to equalize (and possibly minimize) the total non-linearity error. In this paper, the design evaluation procedure is demonstrated on a system design example of pipelined A/D converter. Significant simulation results of each stage of the design evaluation process are given, starting from the INL performance extraction proceeded in a powerful Virtual Testing Environment implemented in Maple™ software and finishing by an error source simulation and modeling of pipelined ADC structure, suitable for a generic process flow.

Keywords – pipelined A/D converter, ADC modeling, design evaluation, integral and differential non-linearity.

I. Introduction

A. Novel design evaluation approach
Verification of design performance and subsequent device calibration of an A/D converter is a challenging task. This is backgrounded by the fact that the ADC performance depends on many parameters of the analog design part. This becomes apparent especially in complex design structures, such as pipelined A/D converters where the number of circuit components is high due to partitioning into several stages. Therefore, it is very uneasy to develop an explicit expression of the ADC performance contributors, represented in this case by the error sources of underlying circuit instances. Prior works were focused predominantly on a classical ADC modeling and design approach \cite{1}, \cite{2} providing only the information about the maximum INL and DNL values, with no subsequent search for the root-cause error contributors. Interesting approach of pipeline ADC calibration was described in \cite{3}, \cite{4}. Unfortunately, its application in our work is difficult as the method is dedicated for the post-fabrication measurement rather than design evaluation focused in this paper.

In contrast to this, the innovative approach of design evaluation presented in this article is capable to extract the magnitudes of individual error sources contributing to the ADC performance. Assigning an error mechanism to a specific circuit component or a group of instances, efficient ADC device calibration is possible. At this point, it should be emphasized that the design evaluation approach developed throughout our article represents an efficient tool for design optimization as an inherent part of the integrated circuit design flow.

B. Modeling and parameter extraction of pipelined ADCs
The basic building blocks of pipelined ADCs \cite{6} are organized into consecutive stages, each containing a sample&hold (S&H), a low-resolution ADC and DAC, and a summing circuit that includes an inter-stage amplifier. In our work, a combination of the pipelined architecture with a flash converter type is implemented into converter stages. The combined pipelined-flash ADC provides an optimum balance of speed and resolution, with respect to the power dissipation and the chip size. Therefore, this ADC type becomes increasingly attractive in data conversion. To optimize the pipelined ADC design, performance extraction is necessary as the first step of the evaluation procedure. For this purpose, we developed a powerful Virtual Testing Environment (VTE). The VTE proposed is implemented in Maple™ and consists of program procedures to extract ADC errors expressed in term of integral and differential non-linearity (INL and DNL). To extract the ADC errors, an innovative variant of Servo-Loop method was developed – refer to Section II. In Section III, we follow the concept of an a priori ADC modeling with an emphasis to the error source identification and simulation. Subsequently, the design decomposition procedure with respect to the extracted error sources is applied in Section IV. Finally, the work conclusions are drawn in Section V.
II. Advanced Servo-Loop algorithm for parameter extraction

The method concerned is the Servo-Loop, being the core of the proposed virtual testing engine. In our work we apply an innovative approach developed on assumptions discussed in [7]. Consequently, the loop convergence is significantly accelerated, together with the reduced number of iterations. The implementation is shown in Figure 1.

Compared to the standard solution [8], the asset of our Servo-Loop implementation is the following: Cumsum circuit applies a priori known values to the input signal. Convergence process is assisted by an initial condition and by adaptive step refinement of the cumsum block. At this point, adjustment of the step size helps to accelerate the search for the loop equilibrium point as there is less iteration needed to maintain the same INL accuracy. The search complexity is changed from linear to logarithmic. Further details about the novel Servo-Loop algorithm are given in [7].

III. Pipelined ADC modeling

A. Pipelined ADC model description

The ADC model under verification is a pipelined-flash structure proceeding stage-by-stage conversion algorithm corresponding to the scheme shown in Figure 2. The behavioral pipelined flash ADC model consists of n stages, where each stage consists of a N_{i}-bit A/D sub-converter, D/A sub-converter, summing block and an inter-stage gain block. An N-bit conversion is accomplished by using at least two or more steps of sub-ranging (in this sense called pipelining), starting with the most significant bit (MSB). First, the analog input signal is converted in stage 1 providing N_{1}-bit resolution. Then, using a DAC with at least N_{1}-bit accuracy, the result is converted back to analog voltage and subtracted from the input voltage. Next, the difference is multiplied by 2^{N_{1}} and subsequently, the algorithm continues in the same way down to least significant bit (LSB). The flash A/D sub-converter used in our implementation is depicted in Figure 3. Here, an ADC stage with N-bit resolution contains 2^{N_{i}-1} comparators connected in parallel, with reference voltages set by a resistor network.

B. Identification of architectural error sources

In the pipelined flash ADCs, errors can be classified into two main groups; systematic ADC error and code-specific ADC error [11]. In our work, we are concerned in code-specific errors from which the dominant ones are: resistance error, comparator offset, inter-stage gain error and finally, the settling time. The mechanism of resistance error (labeled as res_error) originates in the voltage divider and can be described by the formula (1a).

The offset error labeled as off_error acts at each separate comparison level and occurs under condition given in (1b). Finally, the inter-stage gain error, in (1c) denoted as ig_error acts between two converter stages and its occurrence is specific to the signal direction.

\[
R'_i = R_i \left( 1 - \frac{\text{res\_error}[\text{ppm}]}{10^6} \right), \quad a_{\text{off}} - u_{\text{off}} = \sum_{j=0}^{N_{n}} R_{i} \left( 1 + \text{off\_error} \right) > 0, \quad K' = 2^{N} \left( 1 - \frac{\text{ig\_error}[\text{ppm}]}{10^6} \right)
\]
The error sources described by (1a,b,c) exhibit a linear deviation or scaling with respect to its typical values usually expressed in ppm or absolute units. Beside these sources, a signal distortion can occur, caused by non-linear device characteristic of the ADC components. A typical example is the "tanh-shaped" distortion of the inter-stage gain block (see amplifier A in Figure 2) caused by the internal stages of the transistor-level OpAmp. The distorted characteristic of the inter-stage gain block (K'=1 is assumed) can be described as:

$$y = C_1 \tanh \left( \frac{x}{C_2} \right)$$

where \(x, y\) are the transfer function co-ordinates and \(C_1, C_2\) are constants. Here, the \(C_2\) constant is chosen upon the desired relative error level and the \(C_1\) constant is calculated so that the transfer function endpoints are \([0, 0]\) and \([1, 1]\). In Table 1, the distorted transfer characteristic is described by the error_level parameter varying from 1 to 3, determining the scale of relative and absolute errors. The resulting waveforms are illustrated in Figure 4a,b.

<table>
<thead>
<tr>
<th>Error_level=1</th>
<th>Error_level=2</th>
<th>Error_level=3</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>y = 4.0829868 \cdot \tanh \left( \frac{x}{4} \right)</td>
<td>y = 8.041623 \cdot \tanh \left( \frac{x}{8} \right)</td>
<td>y = 18.27384687 \cdot \tanh \left( \frac{x}{18.25559128} \right)</td>
</tr>
<tr>
<td>Absolute error</td>
<td>&lt; 0.008</td>
<td>&lt; 0.002</td>
</tr>
<tr>
<td>Relative error</td>
<td>&lt; 0.025</td>
<td>&lt; 0.006</td>
</tr>
</tbody>
</table>

Table 1. Error levels for tanh-shaped distortion

![Figure 4. Tanh-shaped distortion of the transfer characteristic (K'=1)](image1)

![Figure 5. Inter-stage gain error – after 1st section (100ppm, 200ppm, 500ppm, 1000ppm)](image2)

![Figure 6. Inter-stage gain error – after 2nd section (1000ppm, 2000ppm, 5000ppm, 10000ppm)](image3)

![Figure 7. Temperature dependence of the offset error (T=300,320,340,360K, Tempcoef=40µV/K)](image4)

C. Error mechanism simulation

In the previous Section, most important error sources occurring in the pipelined ADC architecture were identified. The subsequent step in systematic design decomposition is to recognize the influence of the error sources to the INL characteristic. This can be done by simulating individual error mechanisms so as to sort-out the shape of the corresponding INL waveform and measure its peak-to-peak magnitude.

The VTE was running on the 8-bit ADC with pipelined-flash architecture (2+3+3 bits) from Figure 2 and Figure 3, focusing on the INL contributions of the inter-stage gain and offset error. The first investigated error is the inter-stage gain error, documented in Figure 5 and 6. In Figure 5, the inter-stage gain error between the first and the second section is depicted. On the shape of the error waveforms, a specific dependency of the pulse length on the ADC error magnitude can be observed.

From the simulated patterns in Figure 5 to 7 it is obvious that the ADC’s system response to the error mechanisms can be classified into two basic groups. In the first error group, the principle of linear scaling and superposition is valid, i.e. the magnitude of the INL and DNL characteristic is directly proportional to the error level [5]. Particularly, this is documented in...
Figure 7 where the comparator offset is shown. In the second group of error sources represented by the inter-stage gain error, the linear superposition principle is violated. This is backgrounded by the quantization of INL contributions from the ADC stages, induced by a set of specific threshold values of error sources. Particularly, if the error source magnitude exceeds a specific value, a significant change of the corresponding INL contribution is invoked. Note that the inter-stage gain error exhibits a periodical influence to the INL characteristic, as it is documented in Figure 5, 6. Such an influence is caused by “forwarding” the ADC error from one stage to the next.

The INL response of the tanh-shaped distortion of the inter-stage gain block belongs to a special category in the error mechanism simulation. Since this error mechanism describes a non-linear process, the particular influence of other error sources has also to be taken into account; in our case, we consider two values of the inter-stage gain error $ig_{error} = 0$ppm and $ig_{error} = 100$ppm, respectively. Simulated waveforms for $error_{level}=2$ and $error_{level}=3$ are shown in Figure 8. Notice that the original (undistorted) waveform for $ig_{error}=100$ppm is displayed as the gain curve in Figure 5. Apparently, the non-linear distortion creates a masking effect, breaking down the dependency of INL response on the $ig_{error}$ level. However, for the tanh-shaped error level being sufficiently low (such as in the $error_{level}=3$ case), the $ig_{error}$ influence is still well observable. Because of the masking effect, the tanh-shaped distortion has to be kept at a sufficiently low level in practical design considerations. In such a case, the non-linear effects can be separated in a systematical way so as to allow further decomposition process.
IV. Design decomposition and performance fitting

A. Decomposition Algorithm Background

This section introduces the innovative design decomposition flow carried out to the end of this article. Based on the simulated INL contribution of particular error sources present in the ADC model, we will demonstrate how the error sources and their combination will affect the total INL error. Specifically, the design decomposition will be understood in the sense of identification of the major components and their magnitudes in a simulated ADC device characteristic. As the “real” measured or simulated INL characteristic of a transistor-level ADC device was not available at the time of writing this article, a set of “pseudo-real” characteristics generated by the ADC model was used instead. Despite this fact, the decomposition procedure described below provides a valuable feedback to the modeling procedure.

Applying the linear superposition principle (proven for an ADC response e.g. in [9], [10]), the resulting INL characteristic can be decomposed into a weighted sum of INL characteristics associated with individual error mechanisms. It is important to note that in our work, we demonstrate a suitable extent of the superposition principle to the set of linearly independent INL contributors which are generated by magnitude variation of a single error source. Particularly, it is the case of the \( \text{ig_error} \) source which clearly violates the linearity assumption, but nevertheless can be attached into the decomposition flow. Fulfilling the conditions defined in Section III, we first assume to separate the non-linear effects (such as the tanh-shaped distortion) from the ADC INL response. Subsequently, we arrange the remaining individual error contributors into the model matrix \( B_{\text{mod}} \):

\[
B_{\text{mod}} = \begin{bmatrix}
\text{INL}_{\text{gain}1} & \cdots & \text{INL}_{\text{gain}4} & \text{INL}_{\text{off}1} \\
\vdots & \vdots & \vdots & \vdots \\
\text{INL}_{\text{gain}(2^N-1)} & \cdots & \text{INL}_{\text{gain}4} & \text{INL}_{\text{off}(2^N-1)}
\end{bmatrix}
\]


\([j]\)

Apparently from (3), the model matrix contains one column per each error source contributor. Here, \( N \) denotes the number of ADC bits used for the purpose of a general notation (\( N=8 \) in our case). Note that \( \text{INL}_{\text{gain1}} \) to \( \text{INL}_{\text{gain4}} \) correspond to the INL contribution generated by various magnitudes of the inter-stage gain error in the first stage, as it is defined by (1c) and plotted in Figure 5; refer to gain\(_1\) to gain\(_4\) error sources. Analogously, \( \text{INL}_{\text{off1}} \) denotes the offset error contribution as it is defined by (1b) and depicted in Figure 7; refer to the \( \text{off1} \) error source. The decomposition of the device characteristic \( \text{INL}_{\text{mod}} \) is given by:

\[
\text{INL}_{\text{mod}} = B_{\text{mod}}x + \Delta_{\text{LACK}}
\]

where \( \text{INL}_{\text{mod}} \in \mathbb{R}^{2^N} \) is the total characteristic of the pipelined ADC model, \( x \) is the vector of weights of individual error sources, \( \Delta_{\text{LACK}} \in \mathbb{R}^{2^N} \) denotes the lack-of-fit underlying error mechanisms not captured by the model matrix \( B_{\text{mod}} \). As the first design decomposition step, we estimate the vector of weights as:

\[
x = \text{LeastSquares}(B_{\text{mod}}, \text{INL}_{\text{mod}})
\]

Subsequently, the lack-of-fit is calculated as follows:

\[
\Delta_{\text{LACK}} = \text{INL}_{\text{mod}} - B_{\text{mod}}x
\]

\([5]\)

\(B_{\text{mod}}\) is the reduced model matrix with selected INL components \( \text{INL}_{\text{gain1}}, \text{INL}_{\text{gain2}}, \text{INL}_{\text{gain3}}, \text{INL}_{\text{gain4}}, \text{INL}_{\text{off1}} \), \( \varepsilon \) is the error tolerance limit by which the iteration algorithm stops. The concrete asset of the practical algorithm implementation is apparent from Figure 9. Here, the \( x[1] \) to \( x[4] \) are the error weights plotted versus the \( \text{ig_error} \) parameter. Obviously, the global maxima of the \( x[1] \) to \( x[4] \) curves indicate the concrete values of the \( \text{ig_error} \) level present in the ADC INL response. In such a way, the inter-stage gain error level can be determined by “filtering-out” the response of the tested device-under-test.
V. Conclusions

The main contribution of this work is the development of a systematical design evaluation methodology suitable for Nyquist-rate A/D converters. Particularly, the decomposition flow was solved and demonstrated for pipelined ADC devices frequently used in IC design solutions. Compared to prior approaches [5], [9], [10], the proposed decomposition algorithm can also proceed the ADC error sources which violate linearity assumption. Practical asset of the decomposition algorithm is expected namely in the custom ADC design with an emphasis on the optimization proceed on behavioral or full transistor-level.

VI. Acknowledgement

The work has been supported by the grant GAČR 102/07/1186 of the Grant Agency of the Czech Republic running in co-operation between the Department of Circuit Theory Faculty of Electrical Engineering CTU Prague and ASICentrum Prague. The work has also been supported by the research program MSM6840770014 of the Czech Technical University in Prague. Maple™ is a trademark of Waterloo Maple, Inc. Maplesoft is a division of Waterloo Maple, Inc.

References